I. INTRODUCTION

F
OR a linear collider detector [1] efficient and good flavor identification and separation is required for the accurate determination of Higgs branching ratios and other physics processes beyond the standard model. However, due to the very prominent beamstrahlung near the interaction point, the background conditions and the time structure of the accelerator are leading to detector occupancies of 80 ( ) for a typical pixel detector situated at a radius of 15 mm away from the beam line. DEPFET pixel detectors have shown to be capable of simultaneously providing excellent energy and spatial resolution, which can be exploited for various applications: imaging in biomedical autoradiography [2] - [4] , imaging of low energy X-rays from astronomical sources [5] - [8] and particle detection at a future linear collider [9] - [11] . Other developments on monolithic pixel devices are for example [12] - [15] . A recent review is given in [16] . In this paper, we present the achievements obtained to date in imaging and spectroscopy with DEPFET pixel devices and describe the developments for a micro vertex detector based on DEPFET pixels for a linear collider. The DEPFET developments for the XEUS project have been presented by Strüder [8] at this conference.
II. THE DEPFET PRINCIPLE AND OPERATION
The depleted field effect transistor (DEPFET) structure [17] provides detection and amplification properties jointly. The principle of operation is shown in Fig. 1 . A MOS or junction field effect transistor is integrated onto a detector substrate. By means of sideward depletion [19] , appropriate bulk, source and drain potentials, and an additional deep-n-implantion a potential minimum for electrons is created right underneath the transistor channel ( below the surface). This can be regarded as an internal gate of the transistor. A particle entering the detector creates electron-hole pairs in the fully depleted silicon substrate. While the holes drift into the rear contact of the detector, the electrons are collected in the internal gate where they are stored. The signal charge leads to a change in the potential of the internal gate, resulting in a modulation of the channel current of the transistor.
The simultaneous detection and amplification feature makes DEPFET pixel detectors very attractive for low noise imaging [3] , [20] . For particle detection the use of very thin ( ) detectors operated with very low power consumption should be possible. The low noise operation is obtained because the capacitance of the internal gate can be made very small (several 10 fF), much smaller than the cell area suggests. Furthermore, no external connection circuitry to the first amplification stage is needed. External amplification enters only at the second level stage. This leads to an excellent noise performance already at room temperature. The pixel delivers a current signal which is roughly proportional to the number of collected electrons in the internal gate. Signal electrons as well as electrons accumulated from bulk leakage current must be removed from the internal gate after readout. Clearing is obtained by periodically applying of the image is shown below in Fig. 3 (b). An evaluation of the measured structure results in a width of the point spread function of using an (6 keV) X-ray source and using a (22 keV) source, corresponding to values of 37 lp/mm and 57 lp/mm, respectively [4] . The corresponding width of the point spread function for Tritium imaging derived from these measurements is . Fig. 3 (c) finally shows the autoradiogram of a tritium-labeled leaf imaged with a 64 64 DEPFET pixel matrix. The ability to simultaneously distinguish different radio labels ( and ) in real time has also been demonstrated [4] . Beyond the development for autoradiography, we are presently developing DEPFET pixels for imaging with the X-ray telescope of the planned XEUS satellite of the European Space Agency (ESA) [21] , and for a particle micro vertex tracker for a future Linear Collider like TESLA [1] , [9] . While for XEUS very good energy resolution ( ) at relaxed frame times (1.2 ms) is required, at TESLA frame times of 50 for 520 4000 pixels and 50 thin detectors are needed.
IV. DEVELOPMENTS FOR A VERTEX DETECTOR FOR TESLA
For a pixel detector at TESLA, DEPFET pixels can offer -50 thin detectors with S/N values in excess of ; -total material budget (sensor, chips and frame) of per layer: The 50 thin sensors sit in a perforated 300 silicon frame (see Section IV-B); -cell size of 25 25 or similar; -fast readout with 50 MHz line rate and 25 kHz frame rate for 520 4000 pixels per module; -low power consumption of for the entire detector with five barrel layers as proposed for TESLA [1] .
A. New DEPFET Sensors
Based upon the encouraging performance of DEPFET single structures and large matrices, new DEPFET structures tailored to the needs of the XEUS (75 diameter circular structures) and TESLA (small 20 25 linear structures) projects have been fabricated at the MPI Semiconductor Laboratory in Munich using a design with two-metal layers. Among the main design goals were the following.
-
Smaller pixels by a factor of 4 in area required a change from closed circular JFET geometries, used so far, to linear MOSFET structures, for which smaller devices with better homogeneity and reproducibility over a large area can be made with the existing technology. In order to reduce the size further cells containing two pixels with a common clear structure, a common source and two drain contacts have been produced (see Fig. 4 ). One row addresses always a pair of pixels with the drains connected to two separate column like output busses. -One of the main drawbacks of the previous structures was the uncomplete clearing of the internal gate, limiting the ability to obtain the achieved single pixel noise figures below in large matrices, too. While complete clearing of the internal gate is mandatory for low energy X-ray imaging with XEUS, it is also necessary for operation with TESLA speeds, because here signal and pedestal currents are on-chip subtracted with a CLEAR pulse being applied between subsequent signal and pedestal samplings (cf. Section IV-C). In order to facilitate this operation a ClearGate structure has been added around the entire pixel cell, which is activated shortly ( ) after the CLEAR pulse. A ClearGate structure with the required dimensions is very difficult to fabricate with a JFET realization of the DEPFET transistor.
Simulations have confirmed that no potential pockets, which can trap signal charges during charge collection and clearing, are present in the design.
The smallest structures of the present production are about 20 30 . First measurements on single structures using an X-ray source have confirmed the excellent noise performance of previous structures. With the low noise circular structures designed for the XEUS project, an ENC of and 131
eV FWHM for the line have been measured at room temperature. The charge to current amplification has been measured to be on the first structures which have been evaluated. Fig. 5 indicates that complete clearing has been achieved. Shown is the width of the noise peak obtained by measuring the DC DEPFET drain current using two very different R/O operations: a) one CLEAR and then taking 500 R/O samples and b) taking 500 (CLEAR + R/O) samples. If the clearing is complete the widths of the noise peaks in both cases should be the same. This is the case for sufficiently large CLEAR pulses with sufficient duration time (e.g., , pulse width). Very first studies on DEPFET matrices indicate DEPFET current dispersions of about 7.5% over a 16 128 pixel matrix operated without clearing. The space resolution has not yet been measured in test beams yet. Extrapolating from the abovementioned position resolution studies using DEPFET pixel matrices with cell dimensions of 50 50 , we expect space resolutions for minimum ionizing particles with these new sensors in the order of [2] [3] [4] , depending on the charge sharing between pixels.
B. Wafer Thinning Technology
Thinning of DEPFET wafers using anisotropic etching has been developed successfully in collaboration with the MPI für Mikrostrukturphysik, Halle, Germany [22] . The processing steps using bonding of a handle wafer are shown in Fig. 6 . A thin 50 structure which is stiffened by a frame of thicker silicon ( ) is obtained. The detector remains sensitive also in these thicker frame regions. Active Si diodes have been thinned this way with very satisfactory results and leakage currents less than 1 [22] have been measured. A photograph of thinned passive, module sized samples is presented in Fig. 7 .
C. Readout Chips for DEPFET Modules at a LC
The readout principle for a DEPFET matrix of Fig. 2 is unchanged for a much faster operation at a linear collider. However, a module of 520 4000 pixels is read out column-wise to both top and bottom sides at a continuous line rate of up to 50 MHz (40 frame time) in the innermost layer, taking 25 frames per train crossing time (
). Both, the row addressing sequencer chip SWITCHER for (external) gate on/off and (internal gate) clear and the column-based current readout chip (CURO) for amplification and sparsified current readout must comply to this rate. During one line cycle (20 ns), sampling of signal+pedestal, CLEAR, and sampling of pedestal is required.
The block diagram of the readout chip CURO is shown in Fig. 8 . A cascode stage at the input of the readout chip keeps the drain lines at a constant potential, such that the DEPFET current does not need to charge the relatively large bus capacitance. A row is selected for readout after the charge accumulation interval. The selected DEPFET transistors output a signal current superimposed to a pedestal current. This current is Fig. 9 . Principle of the current memory cell. C is the gate capacitance of the transistor M1.
stored in a current memory cell for every column. After a complete CLEAR of the row, and assuming negligible leakage currents during the time between two sample cycles (10 ns), the pedestal current is measured by a second sampling cycle in the selected row. The pedestal subtracted signal is then obtained by summing the stored (negative) signal+pedestal current with the pedestal current. The signal current is stored in an analog FIFO of several current memory cells. A fast current comparison with a programmable hit threshold generates a digital hit pattern which is simultaneously recorded in a digital FIFO. Analog FIFO cells with no hits can be switched off to save power. While the analog FIFOs are filled with events containing at least one hit, a fast scanner searches for hits in the digital FIFO. The corresponding analog values are selected with a multiplexer and fed to one or several ADCs.
Crucial elements of this design are the current memory cell, the hit scanner, and the current comparator. They have all been tested using a test chip fabrication. The current memory cell (Fig. 9 ) is adopted using the switched current technique [23] . A current is stored in three phases. 1) Storage Phase: S1 and S2 are closed, S3 open. The gate capacitance of the transistor M1 is charged until the device provides the combined input and bias current ( ). 2) Sampling Phase: S2 is opened. The gate voltage and therefore the transistor current ideally remain unchanged. 3) Transfer Phase: Immediately after sampling S1 is opened and S3 closed. As the current through M1 is still , must be delivered by the output node. Thus, in the ideal case . However, this simple circuit suffers from several nonideal effects like charge-injection of the sampling switch S2 and the limited output conductance of the transistor M1 and the biasing current source. Therefore, in the real case where indicates the error made by the sampling process. Many techniques to cope with these deficiencies have been treated in the literature [24] . Here, cascode techniques have been used for the sampling transistor and the current source to decrease the output conductance. The implemented circuitry uses a two stage design to cancel charge injection and to achieve a high dynamic range with a small storage error. Measurements using a test chip at a 25 MHz sampling rate (limited by the test setup) show a differential nonlinearity of 0.1% over a sufficiently large dynamic range of 10 corresponding to several mips. At the cost of linearity the total dynamic range can be as large as 100 , corresponding to the charge of 20 mips or more, depending on the of the DEPFET transistor. The total standing current in the memory cell operated at a supply voltage of 2.5 V is 150 so that for the input stage the calculated power consumption is 2 mW per DEPFET column. The hit finder uses a binary tree structure as first proposed in [25] to find two hits out of a pattern of 128 digital inputs within one clock cycle. Measurements on the hit finder circuitry implemented on the test chip confirm that a speed of 50 MHz is easily achievable in the chosen technology. A full chip for a 64 128 DEPFET matrix has been submitted using radiation tolerant design rules. One important of the many advantages of the switched current based technique is its little dependence ever decreasing operating voltages in advanced IC technologies.
The sequencer chip (SWITCHER) generates high voltage ( ) signals for gate on/off and CLEAR of rows. In order to provide a wide voltage range for testing of the first matrices, a special "high voltage" 0.8 technology has been chosen. The chip (photo in Fig. 10(b) ) contains 64 channels with analog multiplexers, a digital sequencer and control logic. It is designed to be suited for all presently fabricated DEPFET matrices for the different applications, including 50 MHz operation at TESLA. Several chips can be daisy chained to control larger arrays. Measurements on the fabricated prototype chip show that it is fully functional at 30 MHz speed. By addressing 2 pixels at the same time (see Fig. 4 ) the target line rate for TESLA would be 25 MHz, i.e., a time of 40 ns per line, during which sampling of the signal current, CLEAR, and sampling of the pedestal current must be done.
The total power consumption has been calculated using measured currents and voltages of prototype detectors and chips, and assuming that rows can be switched off while not being read out ( ). Scaled to the total pixel vertex detector [1] of TESLA with five layers, the sensor is expected to have a power consumption of 0.3 W, while the ICs consume (SWITCHER) and (CURO), respectively. Hence, we consider a total power budget of less than 5 W for the entire detector to be feasible. This figure renders air cooling or alternative low mass cooling to be possible, hence offering a very low total material budget of the order of 0.5% for five layers including detectors and frames. The switching chips can be located outside the active area and hence do not contribute to the material budget; the R/O chips (CURO) will be thinned and placed on the frame.
V. CONCLUSION
In contrast to other trends in monolithic or semi-monolithic pixel detector developments (see, e.g., [16] , [26] ), often using incomplete charge collection, DEPFET pixels excel in excellent energy ( , ) and space (4.3 at 20 keV X-rays) resolutions. This can be exploited in a variety of applications. In biomedical autoradiography the excellent imaging performance of DEPFET pixels has been demonstrated by space resolved imaging of Tritium-labeled biological tissue. A spatial resolution for of as inferred from measurements with X-ray sources has been concluded. For the future use of DEPFET pixels for X-ray astronomy within the ESA-XEUS mission or for high energy particle vertex tracking, smaller and, in terms of resolution, still better performing DEPFET structures have been developed. For use at a future Linear Collider a R/O architecture using dedicated VLSI ICs has been developed, with speeds larger by a factor of 1000 than achieved so far. These include a current based R/O chip with fast and low noise current memory cells and a current-hit finder.
